



2nd Digital India RISC-V (DIR-V) Symposium - 2025

DIR-V Symposium 2025 Agenda

Time	DAY1
8:00-10:00 AM	Registration
10:00 - 10:30	Pre-Event Showcase (VSD): Product Track Hackathon
10:30 - 11:00	Tea/Coffee Break
11:00 - 11:30	Pre-Event Showcase (Vyoma Systems): System Software Hackathon
11:30 - 12:00	Pre-Event Showcase (Shakra Innovations): SHAKTI FPGA Solutions Hackathon
12:00 - 12:30	Pre-Event Showcase (Redwood EDA): Core Enhancement Hackathon Finalists
12:30 - 1:30 PM	Lunch
1:30 - 2:00	Pre-Event Showcase: Roadshows
2:00 - 2:30	Powering the future of Bharat through Semiconductors (in Tamil) Shri Rudra, DIR-V Organizing Team, IIT Madras
2:30-3:00	<i>RISC-V Opportunity, Innovation, and Collaboration</i> <i>Andrea Gallo, Vice President of Technology, RISC-V International</i>
3:00 - 3:20	<i>DIR-V Symposium Inauguration: Welcome Address</i> <i>Prof V. Kamakoti, Director, IIT Madras</i>
3:20 - 3:45	<i>Chief Guest Address:</i> <i>Shri Rajeev Chandrasekhar, former Union Minister of State for Electronics and Information Technology</i>
3:45 - 4:00	<i>Special Address:</i> <i>Ms. Sunita Verma, Scientist G and Group Coordinator, R&D Division, MeitY</i>
4:00 - 4:20	<i>NXP - Driving Leadership on Secure Edge</i> <i>Hitesh Garg, Vice President & India Managing Director, NXP Semiconductors</i>
4:20 - 4:40	<i>Growing up - Taking RISC-V Silicon to the User</i> <i>T R Shashwath, CEO/Co-Founder, Mindgrove Technologies</i>
4:40 - 5:00	<i>Shri. Krishnakumar Rao, Joint Director, CDAC</i>
5:00 - 5:30	Tea/Coffee Break & Stalls Visit
5:30 - 6:00	Hackathon Results



2nd Digital India RISC-V (DIR-V) Symposium - 2025

Time	DAY2
9:00 - 9:15 AM	Follow up of Day 1 and Context Set for Day 2
9:15 - 9:50	<i>Safe and Secure RISC-V Processors for Automotive Solutions</i> Neha Srivastava, Technical Director, NXP Semiconductors Sourav Roy, Fellow, NXP Semiconductors
9:50 - 10:10	RISC-V Cores as Multi-Variable (Almost) Continuous Functions Rabin Sugumar, CEO/Co-Founder, Akeana USA, Inc.
10:10 - 10:30	Startup Support & Incubation for Semiconductor Companies M J Shankar Raman, CEO, IITM Pravartak Technologies Foundation
10:30 - 11:00	Break
11:00 - 12:00	Navigating Indian Startups in the Semiconductor Ecosystem Moderated by: Preet Yadav, Head India Innovation Ecosystem, NXP Semiconductors Panel: T R Shashwath, CEO/Co-Founder, Mindgrove Technologies G S Madhusudan, CEO/Co-Founder, InCore Semiconductors Rabin Sugumar, CEO/Co-Founder, Akeana USA, Inc. Vishesh Rajaram, Managing Partner, Speciale Invest Advisors LLP
12:00 - 12:20	Lavanya Jagadeeswaran, CEO/Founder, Vyoma Systems
12:20 - 1:30 PM	Lunch
1:30-1:50	<i>SoC Gen: Automating RISC-V Solutions</i> Arjun Menon, Co-Founder & Chief Engineer, InCore Semiconductors
1:50 - 2:10	<i>Higher Abstraction Shift-Left methodologies for the RISC-V Ecosystem</i> Umesh Sisodia, CEO, CircuitSutra Technologies
2:10 - 2:30	<i>Significance and opportunities for RISC-V in AI accelerators</i> Srikanth Puvvada, Senior SoC Architect at Krutrim
2:30 - 2:50	Gopinathan M, CEO/Co-Founder, Shakra Innovations
2:50 - 3:10	Satya Gupta, President, VLSI Society of India
3:10 - 4:00	Tea/Coffee Break & Stalls Visit
4:00 - 4:20	<i>Trusted Execution Environments for RISC V</i> Chester Rebeiro, Associate Professor, Department of CSE, IIT Madras
4:20 - 5:00	<i>SHAKTI and the Road Ahead</i> Gopalakrishnan Srinivasan, Department of CSE, IIT Madras
Closing Remarks and Symposium Wrap Up	



2nd Digital India RISC-V (DIR-V) Symposium - 2025

Platinum Sponsors



Gold Sponsors



Silver Sponsor



Industry Partners

